Follow
Bharan Giridhar
Bharan Giridhar
Verified email at apple.com
Title
Cited by
Cited by
Year
Centip3De: A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores
D Fick, RG Dreslinski, B Giridhar, G Kim, S Seo, M Fojtik, S Satpathy, ...
2012 IEEE International Solid-State Circuits Conference, 190-192, 2012
1172012
A fully integrated successive-approximation switched-capacitor DC-DC converter with 31mV output voltage resolution
S Bang, A Wang, B Giridhar, D Blaauw, D Sylvester
2013 IEEE International Solid-State Circuits Conference Digest of Technical …, 2013
1022013
Exploring DRAM organizations for energy-efficient and resilient exascale memories
B Giridhar, M Cieslak, D Duggal, R Dreslinski, HM Chen, R Patti, B Hold, ...
Proceedings of the International Conference on High Performance Computing …, 2013
842013
A 660pW multi-stage temperature-compensated timer for ultra-low-power wireless sensor node synchronization
Y Lee, B Giridhar, Z Foo, D Sylvester, D Blaauw
2011 IEEE International Solid-State Circuits Conference, 46-48, 2011
642011
Integrated 3D-stacked server designs for increasing physical density of key-value stores
A Gutierrez, M Cieslak, B Giridhar, RG Dreslinski, L Ceze, T Mudge
Proceedings of the 19th international conference on Architectural support …, 2014
632014
Centip3De: A cluster-based NTC architecture with 64 ARM Cortex-M3 cores in 3D stacked 130 nm CMOS
D Fick, RG Dreslinski, B Giridhar, G Kim, S Seo, M Fojtik, S Satpathy, ...
IEEE Journal of Solid-State Circuits 48 (1), 104-117, 2012
612012
Scaling towards kilo-core processors with asymmetric high-radix topologies
N Abeyratne, R Das, Q Li, K Sewell, B Giridhar, RG Dreslinski, D Blaauw, ...
2013 IEEE 19th International Symposium on High Performance Computer …, 2013
582013
Scaling Towards Kilo-Core Processors with Asymmetric High-Radix Topologies
N Abeyratne, R Das, Q Li, K Sewell, B Giridhar, RG Dreslinski, D Blaauw, ...
2013 IEEE 19th International Symposium on High Performance Computer …, 2013
582013
A Sub-nW Multi-stage Temperature Compensated Timer for Ultra-Low-Power Sensor Nodes
Y Lee, B Giridhar, Z Foo, DS Sylvester, DB Blaauw
IEEE Journal of Solid-State Circuits (JSSC) 48 (10), 2511-2521, 2013
562013
Centip3De: A 64-Core, 3D Stacked, Near-Threshold System
R Dreslinski, D Fick, B Giridhar, G Kim, S Seo, M Fojtik, S Satpathy, Y Lee, ...
IEEE Micro 33 (2), 8-16, 2013
552013
13.7 A reconfigurable sense amplifier with auto-zero calibration and pre-amplification in 28nm CMOS
B Giridhar, N Pinckney, D Sylvester, D Blaauw
2014 IEEE International Solid-State Circuits Conference Digest of Technical …, 2014
292014
A 1.07 tbit/s 128× 128 swizzle network for simd processors
S Satpathy, Z Foo, B Giridhar, R Dreslinski, D Sylvester, T Mudge, ...
2010 Symposium on VLSI Circuits, 81-82, 2010
282010
Shortstop: An on-chip fast supply boosting technique
N Pinckney, M Fojtik, B Giridhar, D Sylvester, D Blaauw
2013 Symposium on VLSI Circuits, C290-C291, 2013
262013
Centip3de: A many-core prototype exploring 3d integration and near-threshold computing
RG Dreslinski, D Fick, B Giridhar, G Kim, S Seo, M Fojtik, S Satpathy, ...
Communications of the ACM 56 (11), 97-104, 2013
122013
Reevaluating Fast Dual-Voltage Power Rail Switching Circuitry
RG Dreslinski, B Giridhar, N Pinckney, D Blaauw, D Sylvester, T Mudge
Workshop on Duplicating, Deconstructing and Debunking (WDDD), in conjunction …, 2012
102012
IEEE International Solid-State Circuits Conference
Y Lee, B Giridhar, Z Foo, D Sylvester, D Blaauw
IEEE2011, 46-48, 2011
62011
Memory sense amplifier with multiple modes of operation
B Giridhar, DT Blaauw, DM Sylvester
US Patent 9,036,405, 2015
52015
Pulse amplification based dynamic synchronizers with metastability measurement using capacitance de-rating
B Giridhar, M Fojtik, D Fick, D Sylvester, D Blaauw
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 1-4, 2013
52013
Memory circuitry including read voltage boost
B Giridhar, DT Blaauw, DM Sylvester
US Patent 9,275,702, 2016
42016
Adaptive Robustness Tuning for High Performance Domino Logic
B Giridhar, D Fick, M Fojtik, S Satpathy, D Bull, D Sylvester, D Blaauw
VLSI Circuits (VLSIC), 2011 Symposium on, 190-191, 2011
12011
The system can't perform the operation now. Try again later.
Articles 1–20