Follow
Ramiro Taco
Ramiro Taco
Verified email at dimes.unical.it
Title
Cited by
Cited by
Year
Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI
R Taco, I Levi, M Lanuzza, A Fish
Solid-State Electronics 117, 185-192, 2016
442016
An 88-fJ/40-MHz [0.4 V]–0.61-pJ/1-GHz [0.9 V] Dual-Mode Logic 8 8 bit Multiplier Accumulator With a Self-Adjustment Mechanism in 28-nm FD-SOI
R Taco, I Levi, M Lanuzza, A Fish
IEEE Journal of Solid-State Circuits 54 (2), 560-568, 2018
272018
Exploring back biasing opportunities in 28nm UTBB FD-SOI technology for subthreshold digital design
R Taco, I Levi, A Fish, M Lanuzza
2014 IEEE 28th Convention of Electrical & Electronics Engineers in Israel …, 2014
222014
Dynamic gate-level body biasing for subthreshold digital design
M Lanuzza, R Taco, D Albano
2014 IEEE 5th Latin American Symposium on Circuits and Systems, 1-4, 2014
142014
Extended exploration of low granularity back biasing control in 28nm UTBB FD-SOI technology
R Taco, I Levi, M Lanuzza, A Fish
2016 IEEE International Symposium on Circuits and Systems (ISCAS), 41-44, 2016
132016
Evaluation of dual mode logic in 28nm FD-SOI technology
R Taco, I Levi, M Lanuzza, A Fish
2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017
112017
Gate‐level body biasing for subthreshold logic circuits: analytical modeling and design guidelines
D Albano, M Lanuzza, R Taco, F Crupi
International Journal of Circuit Theory and Applications 43 (11), 1523-1540, 2015
112015
Reconfigurable CMOS/STT-MTJ non-volatile circuit for logic-in-memory applications
E Garzón, B Zambrano, T Moposita, R Taco, LM Prócel, L Trojman
2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2020
102020
Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits.
R Taco, M Lanuzza, D Albano
VLSI Design, 2015
102015
Ultralow voltage finFET-versus TFET-based STT-MRAM cells for IoT applications
E Garzón, M Lanuzza, R Taco, S Strangio
Electronics 10 (15), 1756, 2021
92021
A 0.8-V, 1.54-pJ/940-MHz dual-mode logic-based 16× 16-b booth multiplier in 16-nm FinFET
N Shavit, I Stanger, R Taco, M Lanuzza, A Fish
IEEE Solid-State Circuits Letters 3, 314-317, 2020
92020
Silicon evaluation of multimode dual mode logic for PVT-aware datapaths
I Stanger, N Shavit, R Taco, M Lanuzza, A Fish
IEEE Transactions on Circuits and Systems II: Express Briefs 67 (9), 1639-1643, 2020
62020
Dual mode logic address decoder
L Yavits, R Taco, N Shavit, I Stanger, A Fish
2020 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2020
52020
Efficiency of dual mode logic in nanoscale technology nodes
N Shavit, R Taco, A Fish
2018 IEEE International Conference on the Science of Electrical Engineering …, 2018
52018
Process variation-aware datapath employing dual mode logic
N Shavit, I Stanger, R Taco, A Fish
2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference …, 2018
52018
Energy Efficient Self-Adaptive Dual Mode Logic Address Decoder
K Vicuña, C Mosquera, A Musello, S Benedictis, M Rendón, E Garzón, ...
Electronics 10 (9), 1052, 2021
42021
Low voltage ripple carry adder with low-granularity dynamic forward back-biasing in 28 nm UTBB FD-SOI
R Taco, I Levi, M Lanuzza, A Fish
2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference …, 2015
42015
Robust Dual Mode Pass Logic (DMPL) for Energy Efficiency and High Performance
I Stanger, N Shavit, R Taco, L Yavits, M Lanuzza, A Fish
2020 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2020
22020
Improving speed and power characteristics of pulse-triggered flip-flops
M Lanuzza, R Taco
2014 IEEE 5th Latin American Symposium on Circuits and Systems, 1-4, 2014
22014
Voltage and Technology Scaling of DMTJ-based STT-MRAMs for Energy-Efficient Embedded Memories
E Garzón, R Taco, LM Prócel, L Trojman, M Lanuzza
2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS), 01-04, 2022
12022
The system can't perform the operation now. Try again later.
Articles 1–20