Follow
Jorge Echavarria
Title
Cited by
Cited by
Year
FAU: Fast and error-optimized approximate adder units on LUT-Based FPGAs
J Echavarria, S Wildermann, A Becher, J Teich, D Ziener
2016 International Conference on Field-Programmable Technology (FPT), 213-216, 2016
252016
A LUT-based approximate adder
A Becher, J Echavarria, D Ziener, S Wildermann, J Teich
2016 IEEE 24th Annual International Symposium on Field-Programmable Custom …, 2016
212016
Design space exploration of multi-output logic function approximations
J Echavarria, S Wildermann, J Teich
2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018
162018
Probabilistic error propagation through approximated Boolean networks
J Echavarria, S Wildermann, O Keszöcze, J Teich
2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020
122020
Efficient arithmetic error rate calculus for visibility reduced approximate adders
J Echavarria, S Wildermann, E Potwigin, J Teich
IEEE Embedded Systems Letters 10 (2), 37-40, 2017
112017
FSM merging and reduction for IP cores watermarking using genetic algorithms
J Echavarria, A Morales-Reyes, R Cumplido, MA Salido
2014 International Conference on ReConFigurable Computing and FPGAs …, 2014
112014
Emerging computing devices: Challenges and opportunities for test and reliability
A Bosio, I O’Connor, M Traiola, J Echavarria, J Teich, MA Hanif, ...
2021 IEEE European test symposium (ETS), 1-10, 2021
102021
Approximate logic synthesis of very large boolean networks
J Echavarria, S Wildermann, J Teich
2021 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2021
62021
Design Space Exploration of Approximation-Based Quadruple Modular Redundancy Circuits
M Traiola, J Echavarria, A Bosio, J Teich, I O'Connor
2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021
52021
Can Approximate Computing Reduce Power Consumption on FPGAs?
J Echavarria, K Schütz, A Becher, S Wildermann, J Teich
2018 25th IEEE International Conference on Electronics, Circuits and Systems …, 2018
42018
AConFPGA: A Multiple-Output Boolean Function Approximation DSE Technique Targeting FPGAs
J Echavarria, S Wildermann, J Teich
2018 International Conference on Field-Programmable Technology (FPT), 326-329, 2018
32018
Evaluation of Approximate Computing Techniques for Power Reduction on FPGAs
J Echavarria, K Schütz, A Becher, S Wildermann, J Teich
AxC18: 3rd Workshop on Approximate Computing, 2018
32018
Self-adaptive FPGA-based image processing filters using approximate arithmetics
J Pirkl, A Becher, J Echavarria, J Teich, S Wildermann
Proceedings of the 20th International Workshop on Software and Compilers for …, 2017
32017
Probability-based dse of approximated lut-based fpga designs
J Echavarria, O Keszocze, J Teich
2022 IEEE 15th Dallas Circuit And System Conference (DCAS), 1-5, 2022
22022
IP-cores watermarking scheme at behavioral level using genetic algorithms
J Echavarria, A Morales-Reyes, R Cumplido, MA Salido, ...
Engineering Applications of Artificial Intelligence 104, 104386, 2021
22021
Design Space Exploration of an Approximation-Based Fully Reliable TMR Alternative
M Traiola, J Echavarria, A Bosio, J Teich, I O’Connor
8th Prague Embedded Systems Workshop.(Horomerice), 2020
22020
Design and error analysis of accuracy-configurable sequential multipliers via segmented carry chains
J Echavarria, S Wildermann, O Keszocze, F Khosravi, A Becher, J Teich
it-Information Technology 64 (3), 89-98, 2022
2022
On the Approximation of Accuracy-configurable Sequential Multipliers via Segmented Carry Chains
J Echavarria, S Wildermann, O Keszocze, F Khosravi, A Becher, J Teich
arXiv preprint arXiv:2105.05588, 2021
2021
Approximate Adder Structures on FPGAs
A Becher, J Echavarria, D Ziener, J Teich
Workshop on Approximate Computing 2015, 2015
2015
Finite state machine watermarking scheme using genetic algorithms for IP cores protection
JAE GUTIERREZ
2014
The system can't perform the operation now. Try again later.
Articles 1–20