Follow
Yan Liao
Yan Liao
Huawei
Verified email at mails.tsinghua.edu.cn
Title
Cited by
Cited by
Year
33.2 A Fully Integrated Analog ReRAM Based 78.4 TOPS/W Compute-In-Memory Chip with Fully Parallel MAC Computing
Q Liu, B Gao, P Yao, D Wu, J Chen, Y Pang, W Zhang, Y Liao, CX Xue, ...
2020 IEEE International Solid-State Circuits Conference-(ISSCC), 500-502, 2020
992020
33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical Models
W Wan, R Kubendran, SB Eryilmaz, W Zhang, Y Liao, D Wu, S Deiss, ...
2020 IEEE International Solid-State Circuits Conference-(ISSCC), 498-500, 2020
592020
Novel In-Memory Matrix-Matrix Multiplication with Resistive Cross-Point Arrays
Y Liao, H Wu, W Wan, W Zhang, B Gao, HSP Wong, H Qian
2018 IEEE Symposium on VLSI Technology, 31-32, 2018
202018
A Compact Model of Analog RRAM With Device and Array Nonideal Effects for Neuromorphic Systems
Y Liao, B Gao, F Xu, P Yao, J Chen, W Zhang, J Tang, H Wu, H Qian
IEEE Transactions on Electron Devices 67 (4), 1593-1599, 2020
142020
RRAM Cross-Point Arrays
H Wu, Y Liao, B Gao, D Jana, H Qian
3D Flash Memories, 223-260, 2016
102016
Weighted synapses without carry operations for RRAM-based neuromorphic systems
Y Liao, N Deng, H Wu, B Gao, Q Zhang, H Qian
Frontiers in Neuroscience 12, 167, 2018
92018
Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars with Interconnect Resistance Effect
Y Liao, B Gao, P Yao, W Zhang, J Tang, H Wu, H Qian
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020
82020
Parasitic Resistance Effect Analysis in RRAM-based TCAM for Memory Augmented Neural Networks
Y Liao, B Gao, W Zhang, P Yao, X Li, J Tang, Z Li, S Cui, H Wu, H Qian
2020 IEEE International Memory Workshop (IMW), 1-4, 2020
42020
The system can't perform the operation now. Try again later.
Articles 1–8